| Меню сайта |
|
 |
| Категории раздела |
|
A
[12]
|
B
[18]
|
C
[12]
|
|
D
[2]
|
E
[2]
|
F
[3]
|
|
G
[2]
|
H
[14]
|
I
[22]
|
|
K
[4]
|
L
[14]
|
M
[6]
|
|
N
[6]
|
O
[3]
|
P
[3]
|
|
R
[4]
|
S
[13]
|
T
[16]
|
|
U
[3]
|
1
[22]
|
2
[26]
|
|
3
[11]
|
4
[19]
|
5
[11]
|
|
7
[17]
|
|
|
| Поиск |
|
|
| Наш опрос |
|
|
| Статистика |
Онлайн всего: 1 Гостей: 1 Пользователей: 0
|
|
| Реклама |
|
| |
|
AT84AS004 analog-to-digital converter
| | Загрузить с сайта |
28.12.2009, 18:52 |
The AT84AS004 is a 10-bit 2 Gsps ADC combined with a high-speed demultiplexer (DMUX) used to lower the LVDS output bit stream (10-bit data and one out-of range bit) by a factor of 2 or 4. It is fully compatible with the AT84AS003 10-bit 1.5 Gsps ADC. The ADC works in fully differential mode from the analog input to the digital outputs. It provides an on-chip 100Ω differential termination for the clock input. The analog input is 500 mVpp on a 100Ω differential input impedance. 50Ω reverse terminations are required for the analog input. They should be placed as close as possible to the EBGA package input pins (2 mm maximum). The output clock and the output data are LVDS compatible (100Ω differentially terminated).
Формат: PDF
Размер: 114 Kb |
| Добавил: marcony |
|
| Просмотров: 456
| Рейтинг: 0.0/0 |
Добавлять комментарии могут только зарегистрированные пользователи. [ Регистрация | Вход ] |
|